## **AMENDMENTS TO THE CLAIMS**

1	1.	(Currently Amended) A resource queue, comprising:
2		(a) a plurality of entries, each entry having unique resources required for
3		information processing;
4		(b) the plurality of entries allocated amongst a plurality of independent
5		simultaneously executing hardware threads such that the resources of
6		more than one thread may be within the queue; and
7		(c) <u>a portion of</u> the <u>plurality of</u> entries <u>being</u> allocated to one thread <u>and</u>
8		being capable of being interspersed among another portion of the plurality
9		of entries allocated to another thread wherein a first entry of one thread
10		is capable of wrapping around a last entry of the same thread to access an
11		available entry.
1 .	2.	(Cancelled) The resource queue of claim 1, further comprising:
2		(a) a first entry of one thread being capable of wrapping around the last
3		entry of the same thread.
. 1	3.	(Original) The queue of claim 1, further comprising:
2		(a) a head pointer and a tail pointer for at least one thread wherein the head
3		pointer is the first entry of the at least one thread and the tail pointer is
4		the last entry of the at least one thread, and

5		(b)	one of the unique resources is a bank number to indicate how many times	
6			the head pointer has wrapped around the tail pointer in order to maintain	
7			an order of the resources for the at least one thread.	
1	4.	(Origin	nal) The resource queue of claim 3, further comprising:	
2		(a)	at least one free pointer for the at least one thread indicating an entry in	
3			the queue available for resources of the at least one thread.	
1	5.	(Curre	ently Amended) The queue of claim 1, wherein the information processing	
2		furthe	er comprises:	
3		(a)	an out-of-order computer processor, and	
4		(b)	the resource queue may further comprise a load reorder queue and/or a	
5			store reorder queue and/or a global completion table and or and/or a	
6			branch information queue.	
1	6.	(Curre	ently Amended) A resource queue in an An out-of-order multithreaded	
2		computer processor, comprising:		
3		(a)	a load reorder queue;	
4		(b)	a store reorder queue;	
5		(c)	a global completion table;	
6		(d)	a branch information queue,	
7			at least one of the queues being a resource queue comprising:	

8	(i)	a plurality of entries, each entry having unique resources required
9		for information processing;
10	(ii)	the plurality of entries allocated amongst a plurality of
11		independent simultaneously executing hardware threads such that
12		the resources of more than one thread may be within the queue;
13		and
14	(iii)	a portion of the plurality of entries being allocated to one thread
15		and being capable of being interspersed among another portion of
16		the <u>plurality of</u> entries allocated to another thread;
17	(iv)	a first entry of one thread being capable of wrapping around the $\underline{a}$
18		last entry of the same thread;
19	(v)	a head pointer and a tail pointer for at least one thread wherein
20		the head pointer is the first entry of the at least one thread and the
21		tail pointer is the last entry of the at least one thread;
22	(vi)	a bank number to indicate how many times the head pointer has
23		wrapped around the tail pointer in order to maintain an order of
24		the resources for the at least one thread; and
25	(vii)	at least one free pointer for the at least one thread indicating an
26		entry in the queue available for resources of the at least one
27		thread.

1	7.	(Cur	rently Amended) A method of allocating a shared resource queue for
2		<u>simu</u>	ltaneous multithreaded electronic data processing, comprising:
3		(a)	determining if the shared resource queue is empty for a particular thread;
4		(b)	finding the a first entry of a said particular thread;
5		(c)	determining if the first entry and a free entry of the particular thread are
6			the same;
7		(d)	if, not advancing the first entry to the free entry;
8		(e)	incrementing a bank number if the first entry passes the a last entry of
9			the particular thread before it finds the free entry;
10		<b>(f)</b>	allocating the next free entry by storing resources for the particular
11			thread.
1	8.	(Orig	ginal) The method of claim 7, further comprising deallocating multithreaded
2		reso	urces in the shared resource queue, comprising:
3		(a)	locating the last entry in the shared resource queue pertaining to the
4			particular thread;
5		(b)	determining if the last entry is also the first entry for the particular
6			thread;
7		(c)	if not, finding the next entry pertaining to the particular thread;
8		(d)	determining if the bank number of the next entry is the same as the last
9			entry and if so, deallocating the next entry by marking the resources as
10			invalid; and

11		(e)	if not, then skipping over the next entry and decrementing the bank
12			number;
13		<b>(f)</b>	finding the next previous entry pertaining to the particular thread.
1	9.	(Cur	rently Amended) The method of claim 7, further comprising flushing the
2		share	ed resource queue, comprising the steps of:
3	•	(a)	setting a flush point indicative of an oldest entry to be deallocated
4			pertaining to the particular thread; and
5		(b)	invalidating all entries between the $\underline{a}$ head pointer and the flush point
6			which have the same and greater bank number than the bank number of
7			the flush point.
1	10.	(Cur	rently Amended) A shared resource mechanism in a hardware
2		mult	ithreaded pipeline processor, said pipeline processor simultaneously
3		proce	essing a plurality of threads, said shared resource mechanism comprising:
4		(a)	a dispatch stage of said pipeline processor;
5		(b)	at least one shared resource queue connected to the dispatch stage;
6		(c)	dispatch control logic connected to the dispatch stage and to the at least
7			one shared resource queue; and
8		(d)	an issue queue of said pipeline processor connected to said dispatch stage
9			and to the at least one shared resource queue;
10		whe	rein the at least one shared resource queue allocates and deallocates
11	resou	urces fo	or at least two of said plurality of threads passing into said issue <del>queues</del>

queue in response to the dispatch control logic and the at least one shared resource
queue further comprises a plurality of entries allocated to one thread and capable of
being interspersed among another plurality of entries allocated to another of the
plurality of threads wherein a first entry of one thread is capable of wrapping around a
last entry of the same thread to access an available entry for allocating resources of the
one thread.

12

13

14

15

16

17

(Currently Amended) An apparatus to enhance processor efficiency, comprising: 11. 1 (a) means to fetch instructions from a plurality of threads into a hardware 2 multithreaded pipeline processor; 3 (b) means to distinguish said instructions into one of a plurality of threads; 4 (c) means to decode said instructions; 5 (d) means to allocate a plurality of entries in at least one shared resource 6 between at least two of the plurality of threads simultaneously executing; 7 (e) means to determine if said instructions have sufficient private 8 resources and at least one shared resource queue for dispatching 9 said instructions means to allocate and intersperse entries in the at least 10 11 one shared resource to one thread among entries allocated to other threads; 12 (f) means to dispatch said instructions means for a first entry of one thread 13 to wrap around a last entry of the same thread; 14 means to deallocate said entries in said at least one shared resource (g) 15 when one of said at least two threads are dispatched means to 16

17			determine if said instructions have sufficient private resources and at
18			least one shared resource queue for dispatching said instructions;
19		(h)	means to execute said instructions and said resources for the one of
20			said at least two threads means to dispatch said instructions;
21		<u>(i)</u>	means to deallocate said entries in said at least one shared resource when
22			one of said at least two threads are dispatched;
23		<u>(i)</u>	means to execute said instructions and said resources for the one of said
24			at least two threads.
1	12.	(Orig	inal) The apparatus of claim 11, further comprising:
2		(a)	means to flush the at least one shared resource of all of said entries
3			pertaining to the one of said at least two threads.
1	13.	(Curr	ently Amended) A computer processing system, comprising:
2		(a)	a central processing unit;
3		(b)	a semiconductor memory unit attached to said central processing unit;
4		(c)	at least one memory drive capable of having removable memory;
5		(d)	a keyboard/pointing device controller attached to said central processing
6			unit for attachment to a keyboard and/or a pointing device for a user to
7			interact with said computer processing system;
8		(e)	a plurality of adapters connected to said central processing unit to connect
9			to at least one input/output device for purposes of communicating with
10			other computers, networks, peripheral devices, and display devices;

11	<b>(f)</b>	a hardware multithreading pipelined processor within said central
12		processing unit to simultaneously process at least two independent
13		threads of execution, said pipelined processor comprising a fetch stage, a
14		decode stage, and a dispatch stage; and
15	(g)	at least one shared resource queue within said central processing unit,
16		said shared resource queue having a plurality of entries pertaining to
17		more than one thread in which entries pertaining to different threads are
18		interspersed among each other, and a head pointer pertaining to an entry
19		of one thread is capable of wrapping around a tail pointer pertaining to
20		another entry of the same one thread to access an available entry and the
21		number of times the head pointer wraps around the tail pointer is
22		recorded.

- 1 14. (Cancelled) The computer processor of claim 13 wherein a first entry of one
  2 thread may be located after a last entry of said one thread.
- 1 15. (Currently Amended) The computer processor of claim 14 13, wherein the
  2 hardware multithreaded pipelined processor in the central processing unit is an
  3 out-of-order processor.